



General Description

The MAX8620Y micro-power-management integrated circuit (µPMIC) powers low-voltage microprocessors or DSPs in portable devices. The µPMIC includes a high-efficiency step-down DC-DC converter, two low-dropout linear regulators (LDOs), a microprocessor reset output, and power-on/off control logic. This device maintains high efficiency at light loads with a low 115µA supply current, and its miniature TDFN package makes it ideal for portable devices.

The MAX8620Y's step-down DC-DC converter utilizes a proprietary 4MHz hysteretic-PWM control scheme that allows for ultra-small external components. Internal synchronous rectification improves efficiency and eliminates the external Schottky diode that is required in conventional step-down converters. The output voltage is adjustable from 0.6V to 3.3V, with guaranteed output current up to 500mA.

The MAX8620Y's two LDOs offer low $45\mu V_{RMS}$ output noise and a low dropout of only 200mV at 200mA. Each LDO delivers at least 300mA of continuous output current. The output voltages are pin selectable from 1.8V to 3.3V for flexibility.

A microprocessor reset output (RESET) monitors OUT1 and warns the system of impending power loss allowing safe shutdown. RESET asserts during power-up, power-down, shutdown, and fault conditions where Vout1 is below its regulation voltage.

Applications

Cellular Handsets

Smart Phones/PDA Phones

PDAs

Wireless LAN

Microprocessor and DSP Solutions including MSM[™], XScale[™], ARM[™], and OMAP[™]

Pin Configuration appears at end of data sheet.

MSM is a trademark of QUALCOMM, Inc. XScale is a trademark of Intel Corp. ARM is a trademark of ARM Limited. OMAP is a trademark of Texas Instruments, Inc.


Features

- ♦ Three Regulators and a Reset in One Package
- ♦ High-Efficiency Step-Down Converter Up to 4MHz Fixed Switching Frequency 500mA Guaranteed Output Current 0.6V to 3.3V Adjustable Output Voltage ±2% Initial Accuracy Fast Voltage-Positioning Transient Response Internal Synchronous Rectifier
- ◆ Two 300mA LDO Regulators 200mV Dropout at 200mA Load Low 45µV_{RMS} Output Noise 3% Accuracy over Line, Load, and Temperature Overcurrent Protection Nine Pin-Selectable Output-Voltage Settings
- ♦ 30ms (min) RESET Output Flag
- ♦ 2.7V to 5.5V Input
- ♦ 115µA (typ) Supply Current at No Load
- **♦ Thermal-Overload Protection**
- ♦ Tiny 3mm x 3mm x 0.8mm TDFN Package

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX8620YETD	-40°C to +85°C	14 TDFN-EP (T1433-2)	AAB

Typical Operating Circuit



Maxim Integrated Products

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

IN1, IN2, PWR_ON, RESET, EN2, SEL1, SEL2,	Operating Temperature Range40°C to +85°C
HF_PWR, FB, BP to GND0.3V to +6.0V	Junction Temperature+150°C
OUT1, OUT2 to GND0.3V to (V _{IN1} + 0.3V)	Storage Temperature Range65°C to +150°C
LX Current1.5A _{RMS}	Lead Temperature (soldering, 10s)+300°C
Continuous Power Dissipation (T _A = +70°C)	
14-Pin TDFN (derate 18.2mW/°C above +70°C)1454mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN1} = V_{IN2} = +3.7V, C_{IN} = 10\mu F, C_{BP} = 0.01\mu F, T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS	
Supply Voltage Range	V _{IN1}			2.7		5.5	V	
Shutdown Supply Current	ISHDN	V _{IN1} = V _{IN2} = 4.2V, PWR_ GND	ON = HF_PWR =		5.5	10	μΑ	
		All outputs enabled, no lo	ad		115	140		
Supply Current	I _{IN1} + I _{IN2}	V _{OUT1} = V _{OUT3} = 1.8V, I _C 500μA, OUT2 disabled	OUT1 = IOUT3 =		430		μΑ	
UNDERVOLTAGE LOCKOUT								
UVLO Threshold	V _{UVLO}	V _{IN1} = V _{IN2} rising		2.70	2.85	3.05	V	
OVEO TITESTICIO	VUVLO	V _{IN1} = V _{IN2} falling			2.35		V	
THERMAL PROTECTION								
Thermal-Shutdown Threshold		Temperature rising			+160		°C	
Thermal-Shutdown Hysteresis					15		°C	
REFERENCE (BP)								
Reference Bypass Output Voltage	V _{BP}	0 ≤ I _{BP} ≤ 1μA		1.231	1.250	1.269	V	
LOGIC AND CONTROL INPUTS (I	PWR_ON, H	PWR, EN2)					•	
PWR_ON, HF_PWR, EN2 Input Low Voltage	VIL	$V_{IN1} = V_{IN2} = 2.7V \text{ to } 4.2V$	/ (Note 2)			0.4	V	
PWR_ON, HF_PWR, EN2 Input High Voltage	V _{IH}	$V_{IN1} = V_{IN2} = 2.7V \text{ to } 4.2V$	/ (Note 2)	1.44			V	
Input Bias Current	I _{INB}	VPWR_ON = VHF_PWR = VE	EN2 = 0V or 5.5V	-1		+1	μΑ	
HF_PWR Timer	tHF	From the rising edge of H one-shot timer expires (Fig.		1.05	1.31	1.46	S	
LINEAR REGULATORS (OUT1, O	UT2)			•				
		$I_{LOAD} = 1mA, 3.7V \le V_{IN}$	0°C to +85°C	-1.3		+1.8		
OUT1, OUT2 Output-Voltage	Vout1,	≤ 5.5V	-40°C to +85°C	-1.5		+1.8	0/	
Accuracy	V _{OUT2}	1mA ≤ I _{LOAD} ≤ 300mA			-1.2		%	
		I _{LOAD} = 150mA			0			
OUT1, OUT2 Output Current	lout_			300			mA	
OUT1, OUT2 Output Current Limit	I _{LIM} _	V _{OUT} _ = 0V		310	550	940	mA	
OUT1, OUT2 Dropout Voltage	V_{DO}	$I_{LOAD} = 200 \text{mA}, T_A = +85$	5°C (Note 3)		200	380	mV	

2 ______ *N*/XI/M

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN1} = V_{IN2} = +3.7V, C_{IN} = 10 \mu F, C_{BP} = 0.01 \mu F, T_A = -40 ^{\circ}C$ to $+85 ^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25 ^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
OUT1, OUT2 Power-Supply Rejection Ratio		$f = 10Hz$ to $10kHz$, C_1 $I_{LOAD} = 30mA$	$OUT_{-} = 4.7 \mu F,$		60		dB
Output Noise Veltage		f = 100Hz to 100kHz, C_{OUT} = 4.7 μ F, I_{LOAD} = 30mA			45	45	μVRMS
Output Noise Voltage		$f = 100Hz$ to $100kHz$, $I_{LOAD} = 30mA$, C_{BP}			100		
STEP-DOWN CONVERTER (OUT	3)						
Output Voltage Range	V _{OUT3}			0.6		3.3	V
FB Threshold Voltage	V _{TH}	V _{FB} falling			0.6		V
FB Threshold Line Regulation		$V_{IN1} = V_{IN2} = 2.7V$ to	5.5V (Note 2)		0.08		%/V
FB Threshold Voltage Accuracy		Ι. Ο Λ	T _A = +25°C	-2		+2	0/
(Falling) (% of V _{TH})		I _{OUT3} = 0mA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-3		+3	%
FB Threshold Voltage Hysteresis (% of V _{TH})	V _H YS				2		%
FD D: 0		OUT3 disabled			10		
FB Bias Current	IFB	V _{FB} = 0.5V			10		μΑ
Current Limit	I _{LIM3P}	pFET switch 675 950		1200	Λ		
	ILIM3N	nFET rectifier		875	1000	1200	mA
On Braintage	Ronp	pFET switch, I _L X = -200mA			0.65	1.5	0
On-Resistance	Ronn	nFET rectifier, I _L X = +	-200mA		0.35	0.8	Ω
Rectifier-Off Current Threshold	ILXOFF				30	60	mA
Minimum On and Off Times	ton				107		
Minimum On- and Off-Times	toff				95		ns
OPEN-DRAIN, ACTIVE-LOW RES	ET OUTPUT	(RESET)					
RESET Output-Voltage Low	VoL	Isink = 500µA				0.3	V
RESET Output Leakage Current		V _{RESET} = 5.5V				100	nA
RESET Threshold Voltage	V _{THR}	Percent of the OUT1 (Note 4)	regulation voltage	84	87	90	%
RESET Timeout Period	t _{RP}	Figure 4		30	60		ms
LDO OUTPUT-VOLTAGE SELEC	T INPUTS (SI	EL1, SEL2)					
SEL_ Input Low Threshold						1	V
SEL_ Input High Threshold				V _{IN} 0.	2V		V
SEL_ Input Bias Current		V _{IN1} = V _{IN2} = 4.2V, V V _{SEL2} = 0V or V _{IN1}	/SEL1 = 0V or V _{IN1} ,		±0.1		μΑ

Note 1: Specifications are 100% production tested at T_A = +25°C. Maximum and minimum limits over temperature are guaranteed by design and characterization.

Note 2: After startup.


Note 3: Guaranteed by design.


Note 4: RESET asserts low when V_{OUT1} drops below the specified percent of the OUT1 regulation voltage.


M/XI/N _____ :


Typical Operating Characteristics


 $(V_{IN1} = V_{IN2} = 3.7V, PWR_ON = IN1, L = 2.2\mu H (LQH31CN2R2M53), C_{FF} = 150pF, V_{OUT1} = V_{OUT2} = 2.6V, V_{OUT3} = 1.867V (R1 = 150k\Omega, R2 = 75k\Omega), C_{IN} = 10\mu F, C_{BP} = 0.01\mu F, C_{OUT1} = C_{OUT2} = 4.7\mu F, C_{OUT3} = 2.2\mu F, \overline{RESET} \ pulled \ up \ with \ 100k\Omega \ to \ OUT1, T_A = +25°C, unless \ otherwise \ noted.)$

















· _____ /\/\!\\


Typical Operating Characteristics (continued)


 $(V_{\text{IN1}} = V_{\text{IN2}} = 3.7\text{V}, \text{PWR_ON} = \text{IN1}, \text{L} = 2.2\mu\text{H}$ (LQH31CN2R2M53), $C_{\text{FF}} = 150\text{pF}, \text{V}_{\text{OUT1}} = \text{V}_{\text{OUT2}} = 2.6\text{V}, \text{V}_{\text{OUT3}} = 1.867\text{V}$ (R1 = 150kΩ, R2 = 75kΩ), $C_{\text{IN}} = 10\mu\text{F}, C_{\text{BP}} = 0.01\mu\text{F}, C_{\text{OUT1}} = C_{\text{OUT2}} = 4.7\mu\text{F}, C_{\text{OUT3}} = 2.2\mu\text{F}, \overline{\text{RESET}}$ pulled up with 100kΩ to OUT1, $T_{\text{A}} = +25^{\circ}\text{C}$, unless otherwise noted.)

















MIXIM


Typical Operating Characteristics (continued)

 $(V_{IN1} = V_{IN2} = 3.7V, PWR_ON = IN1, L = 2.2\mu H (LQH31CN2R2M53), C_{FF} = 150pF, V_{OUT_1} = V_{OUT_2} = 2.6V, V_{OUT_3} = 1.867V (R1 = 150k\Omega, R2 = 75k\Omega), C_{IN} = 10\mu F, C_{BP} = 0.01\mu F, C_{OUT_1} = C_{OUT_2} = 4.7\mu F, C_{OUT_3} = 2.2\mu F, RESET pulled up with 100k\Omega to OUT1, T_A = +25°C, unless otherwise noted.)$









Pin Description

LDO Output-Voltage Select Input 1. SEL1 and SEL2 set the OUT1 and OUT2 voltages to one of nine combinations (Table 1). SEL2 LDO Output-Voltage Select Input 2. SEL1 and SEL2 set the OUT1 and OUT2 voltages to one of nine combinations (Table 1). OUT2 Enable Input. Drive EN2 low to enable OUT2. Drive EN2 high to disable OUT2. If the MAX8620Y is placed into shutdown (PWR_ON = HF_PWR = low), OUT2 does not power regardless of the status of EN2 (Table 2, Figure 4). Open-Drain, Active-Low Reset Output. RESET asserts low when VouT1 drops below 87% (typ) of regulation. RESET also asserts when OUT1 is disabled (Figure 4). RESET deasserts if OUT1 is enabled and VouT1 is above 87% of regulation. RESET deasserts if OUT1 is enabled and VouT1 is above 87% of regulation after tap. BP Reference Bypass Capacitor Node. Bypass BP with a 0.01µF capacitor to GND. BP is high impedance when the MAX8620Y is disabled (PWR_ON = HF_PWR = low). HANDS-Free Enable Input. Drive HF_PWR high or apply a pulse to enable the MAX8620Y. Power is enabled for 1.31s (typ) following a rising edge at HF_PWR (Table 2, Figure 4). PWR_ON low to enter shutdown mode. In shutdown, the LX node is high impedance and both LDOs are disabled (depending on the state of HF_PWR). Step-Down Converter Output-Voltage Feedback Input. VFg regulates to 0.6V (typ). Connect FB to the center of an external resistor-divider between LX and GND to set VouT3 between 0.6V and 3.3V (see the Seting the Step-Down Output Voltage (OUT3) section). Ground. Connect GND to the exposed pad. Inductor Connection. LX is internally connected to the drain of the internal p-channel power MOSFET and the drain of the n-channel synchronous rectifier. LX is high impedance when OUT3 is disabled. IN1 Power Input 2. Connect IN2 to IN1 as close to the device as possible. Power Input 2. Connect IN1 to IN2 as close to the device as possible. Power Input 2. Connect IN1 to IN2 as close to the device as possible. OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7µF ceramic capacitor for 300mA a	PIN	NAME	FUNCTION
combinations (Table 1). OUT2 Enable Input. Drive EN2 low to enable OUT2. Drive EN2 high to disable OUT2. If the MAX8620Y is placed into shutdown (PWR_ON = HF_PWR = low), OUT2 does not power regardless of the status of EN2 (Table 2, Figure 4). Open-Drain, Active-Low Reset Output. RESET asserts low when VouT1 drops below 87% (typ) of regulation. RESET remains asserted for tpp after VoUT1 rises above 87% (typ) of regulation. RESET also asserts when OUT1 is disabled (Figure 4). RESET deasserts if OUT1 is enabled and VoUT1 is above 87% of regulation after trp. BP Reference Bypass Capacitor Node. Bypass BP with a 0.01µF capacitor to GND. BP is high impedance when the MAX8620Y is disabled (PWR_ON = HF_PWR = low). HR_PWR Hands-Free Enable Input. Drive HF_PWR high or apply a pulse to enable the MAX8620Y. Power is enabled for 1.31s (typ) following a rising edge at HF_PWR (Table 2, Figure 4). Prive PWR_ON low to enter shutdown mode. In shutdown, the LX node is high impedance and both LDOs are disabled (depending on the state of HF_PWR). Step-Down Converter Output-Voltage Feedback Input. VFg regulates to 0.6V (typ). Connect FB to the center of an external resistor-divider between LX and GND to set VoUT3 between 0.6V and 3.3V (see the Setting the Step-Down Output Voltage (OUT3) section). GND Ground. Connect GND to the exposed pad. Inductor Connect GND to the exposed pad. Inductor Connect GND to the exposed pad. IN1 IN2 Power Input 2. Connect IN2 to IN1 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7µF ceramic capacitor for 300mA applications, or a 2.2µF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled.	1	SEL1	
is placed into shutdown (PWR_ON = HF_PWR = low), OUT2 does not power regardless of the status of ENZ (Table 2, Figure 4). Popen-Drain, Active-Low Reset Output. RESET asserts low when Vour1 drops below 87% (typ) of regulation. RESET remains asserted for the after Vour1 rises above 87% (typ) of regulation. RESET also asserts when OUT1 is disabled (Figure 4). RESET deasserts if OUT1 is enabled and Vour1 is above 87% of regulation after trap. BP Reference Bypass Capacitor Node. Bypass BP with a 0.01μF capacitor to GND. BP is high impedance when the MAX8620Y is disabled (PWR_ON = HF_PWR = low). Hands-Free Enable Input. Drive HF_PWR high or apply a pulse to enable the MAX8620Y. Power is enabled for 1.31s (typ) following a rising edge at HF_PWR (Table 2, Figure 4). Power-Enable Input. Drive PWR_ON high to enable the MAX8620Y (Table 2, Figure 4). Drive PWR_ON low to enter shutdown mode. In shutdown, the LX node is high impedance and both LDOs are disabled (depending on the state of HF_PWR). BFB Step-Down Converter Output-Voltage Feedback Input. VFB regulates to 0.6V (typ). Connect FB to the center of an external resistor-divider between LX and GND to set V _{OUT3} between 0.6V and 3.3V (see the Setting the Step-Down Output Voltage (OUT3) section). Ground. Connect GND to the exposed pad. LX Inductor Connection. LX is internally connected to the drain of the internal p-channel power MOSFET and the drain of the n-channel synchronous rectifier. LX is high impedance when OUT3 is disabled. IN1 Power Input 2. Connect IN1 to IN2 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled.	2	SEL2	
regulation. RESET remains asserted for tap after Vout1 rises above 87% (typ) of regulation. RESET also asserts when OUT1 is disabled (Figure 4). RESET deasserts if OUT1 is enabled and Vout1 is above 87% of regulation after tap. BP Reference Bypass Capacitor Node. Bypass BP with a 0.01µF capacitor to GND. BP is high impedance when the MAX8620Y is disabled (PWR_ON = HF_PWR = low). Hands-Free Enable Input. Drive HF_PWR high or apply a pulse to enable the MAX8620Y. Power is enabled for 1.31s (typ) following a rising edge at HF_PWR (Table 2, Figure 4). PWR_ON low to enter shutdown mode. In shutdown, the LX node is high impedance and both LDOs are disabled (depending on the state of HF_PWR). Step-Down Converter Output-Voltage Feedback Input. VFB regulates to 0.6V (typ). Connect FB to the center of an external resistor-divider between LX and GND to set Vout3 between 0.6V and 3.3V (see the Setting the Step-Down Output Voltage (OUT3) section). GRND Ground. Connect GND to the exposed pad. LX Inductor Connection. LX is internally connected to the drain of the internal p-channel power MOSFET and the drain of the n-channel synchronous rectifier. LX is high impedance when OUT3 is disabled. IN1 Power Input 2. Connect IN2 to IN1 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7µF ceramic capacitor for 300mA applications, or a 2.2µF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled.	3	EN2	is placed into shutdown (PWR_ON = HF_PWR = low), OUT2 does not power regardless of the status
impedance when the MAX8620Y is disabled (PWR_ON = HF_PWR = low). HF_PWR Hands-Free Enable Input. Drive HF_PWR high or apply a pulse to enable the MAX8620Y. Power is enabled for 1.31s (typ) following a rising edge at HF_PWR (Table 2, Figure 4). Power-Enable Input. Drive PWR_ON high to enable the MAX8620Y (Table 2, Figure 4). Power-Enable Input. Drive PWR_ON high to enable the MAX8620Y (Table 2, Figure 4). Drive PWR_ON low to enter shutdown mode. In shutdown, the LX node is high impedance and both LDOs are disabled (depending on the state of HF_PWR). Step-Down Converter Output-Voltage Feedback Input. VFB regulates to 0.6V (typ). Connect FB to the center of an external resistor-divider between LX and GND to set V _{OUT3} between 0.6V and 3.3V (see the Setting the Step-Down Output Voltage (OUT3) section). GROD Ground. Connect GND to the exposed pad. LX Inductor Connection. LX is internally connected to the drain of the internal p-channel power MOSFET and the drain of the n-channel synchronous rectifier. LX is high impedance when OUT3 is disabled. IN2 Power Input 2. Connect IN2 to IN1 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. Bypass IN1 to GND with a 10μF ceramic capacitor, as close to the device as possible. OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled.	4	RESET	regulation. RESET remains asserted for t _{RP} after V _{OUT1} rises above 87% (typ) of regulation. RESET also asserts when OUT1 is disabled (Figure 4). RESET deasserts if OUT1 is enabled and V _{OUT1} is
enabled for 1.31s (typ) following a rising edge at HF_PWR (Table 2, Figure 4). Power-Enable Input. Drive PWR_ON high to enable the MAX8620Y (Table 2, Figure 4). Drive PWR_ON low to enter shutdown mode. In shutdown, the LX node is high impedance and both LDOs are disabled (depending on the state of HF_PWR). Step-Down Converter Output-Voltage Feedback Input. VFB regulates to 0.6V (typ). Connect FB to the center of an external resistor-divider between LX and GND to set VOUT3 between 0.6V and 3.3V (see the Setting the Step-Down Output Voltage (OUT3) section). Ground. Connect GND to the exposed pad. Inductor Connection. LX is internally connected to the drain of the internal p-channel power MOSFET and the drain of the n-channel synchronous rectifier. LX is high impedance when OUT3 is disabled. IN2 Power Input 2. Connect IN2 to IN1 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. Bypass IN1 to GND with a 10µF ceramic capacitor, as close to the device as possible. OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7µF ceramic capacitor for 300mA applications, or a 2.2µF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled.	5	BP	
PWR_ON low to enter shutdown mode. In shutdown, the LX node is high impedance and both LDOs are disabled (depending on the state of HF_PWR). Step-Down Converter Output-Voltage Feedback Input. VFB regulates to 0.6V (typ). Connect FB to the center of an external resistor-divider between LX and GND to set V _{OUT3} between 0.6V and 3.3V (see the Setting the Step-Down Output Voltage (OUT3) section). GND Ground. Connect GND to the exposed pad. Inductor Connection. LX is internally connected to the drain of the internal p-channel power MOSFET and the drain of the n-channel synchronous rectifier. LX is high impedance when OUT3 is disabled. IN2 Power Input 2. Connect IN2 to IN1 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. Bypass IN1 to GND with a 10μF ceramic capacitor, as close to the device as possible. OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled.	6	HF_PWR	
FB center of an external resistor-divider between LX and GND to set V _{OUT3} between 0.6V and 3.3V (see the Setting the Step-Down Output Voltage (OUT3) section). 9 GND Ground. Connect GND to the exposed pad. 10 LX Inductor Connection. LX is internally connected to the drain of the internal p-channel power MOSFET and the drain of the n-channel synchronous rectifier. LX is high impedance when OUT3 is disabled. 11 IN2 Power Input 2. Connect IN2 to IN1 as close to the device as possible. 12 IN1 Power Input 1. Connect IN1 to IN2 as close to the device as possible. Bypass IN1 to GND with a 10μF ceramic capacitor, as close to the device as possible. 13 OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled. 14 OUT2 300mA LDO Output 2. Bypass OUT2 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT2 is high impedance when disabled.	7	PWR_ON	low to enter shutdown mode. In shutdown, the LX node is high impedance and both LDOs are
Inductor Connection. LX is internally connected to the drain of the internal p-channel power MOSFET and the drain of the n-channel synchronous rectifier. LX is high impedance when OUT3 is disabled. IN2 Power Input 2. Connect IN2 to IN1 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. Bypass IN1 to GND with a 10μF ceramic capacitor, as close to the device as possible. OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled. OUT2 300mA LDO Output 2. Bypass OUT2 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT2 is high impedance when disabled.	8	FB	center of an external resistor-divider between LX and GND to set V _{OUT3} between 0.6V and 3.3V (see
and the drain of the n-channel synchronous rectifier. LX is high impedance when OUT3 is disabled. IN2 Power Input 2. Connect IN2 to IN1 as close to the device as possible. Power Input 1. Connect IN1 to IN2 as close to the device as possible. Bypass IN1 to GND with a 10µF ceramic capacitor, as close to the device as possible. OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7µF ceramic capacitor for 300mA applications, or a 2.2µF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled. OUT2 300mA LDO Output 2. Bypass OUT2 to GND with a 4.7µF ceramic capacitor for 300mA applications, or a 2.2µF ceramic capacitor for 150mA applications. OUT2 is high impedance when disabled.	9	GND	Ground. Connect GND to the exposed pad.
12 IN1 Power Input 1. Connect IN1 to IN2 as close to the device as possible. Bypass IN1 to GND with a 10μF ceramic capacitor, as close to the device as possible. 13 OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled. 14 OUT2 300mA LDO Output 2. Bypass OUT2 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT2 is high impedance when disabled.	10	LX	
ceramic capacitor, as close to the device as possible. OUT1 300mA LDO Output 1. Bypass OUT1 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled. OUT2 300mA LDO Output 2. Bypass OUT2 to GND with a 4.7μF ceramic capacitor for 300mA applications, or a 2.2μF ceramic capacitor for 150mA applications. OUT2 is high impedance when disabled.	11	IN2	Power Input 2. Connect IN2 to IN1 as close to the device as possible.
or a 2.2µF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled. OUT2 OUT2 or a 2.2µF ceramic capacitor for 150mA applications. OUT1 is high impedance when disabled. OUT2 OUT2 or a 2.2µF ceramic capacitor for 150mA applications. OUT2 is high impedance when disabled.	12	IN1	
or a 2.2µF ceramic capacitor for 150mA applications. OUT2 is high impedance when disabled.	13	OUT1	
EP Exposed Pad. Connect EP to GND.	14	OUT2	
	EP	EP	Exposed Pad. Connect EP to GND.

Detailed Description

The MAX8620Y μ PMIC is designed to power low-corevoltage microprocessors or DSPs in portable devices. The μ PMIC contains a fixed-frequency, high-efficiency step-down converter; two low-dropout regulators (LDOs); a 30ms (min) reset timer; and power-on/off control logic (Figure 1).

Step-Down DC-DC Control Scheme

The MAX8620Y step-down converter is optimized for high-efficiency voltage conversion over a wide load range while maintaining excellent transient response, minimizing external component size, and minimizing output voltage ripple. The DC-DC converter (OUT3) also features an optimized on-resistance internal MOSFET switch and synchronous rectifier to maximize efficiency. The MAX8620Y utilizes a proprietary hysteretic-PWM control scheme that switches with nearly

fixed frequency up to 4MHz, allowing for ultra-small external components. The step-down converter output current is guaranteed up to 500mA.

When the step-down converter output voltage falls below the regulation threshold, the error comparator begins a switching cycle by turning the high-side pFET switch on. This switch remains on until the minimum ontime (ton) expires and the output voltage is in regulation or the current-limit threshold (I_{LIM3P}) is exceeded. Once off, the high-side switch remains off until the minimum off-time (toff) expires and the output voltage again falls below the regulation threshold. During this off period, the low-side synchronous rectifier turns on and remains on until either the high-side switch turns on or the inductor current reduces to the rectifier-off current threshold ($I_{LXOFF} = 30mA$ (typ)). The internal synchronous rectifier eliminates the need for an external Schottky diode.




Figure 1. Functional Diagram

3 _______*N|X|*/N

Voltage-Positioning Load Regulation

As seen in Figure 2, the MAX8620Y uses a unique step-down converter feedback network. By taking feedback from the LX node through R1, the usual phase lag due to the output capacitor is removed, making the loop exceedingly stable and allowing the use of a very small ceramic output capacitor. This configuration causes the output voltage to shift by the inductor series resistance multiplied by the load current. This output-voltage shift is known as voltage-positioning load regulation. Voltage-positioning load regulation greatly reduces overshoot during load transients, which effectively halves the peak-to-peak output-voltage excursions compared to traditional step-down converters. See the Load-Transient Response graph in the *Typical Operating Characteristics* section.

Two low-dropout, low-quiescent-current, high-accuracy linear regulators supply loads up to 300mA each. The LDO output voltages are set using SEL1 and SEL2 (see Table 1). As shown in Figure 3, the LDOs include an internal reference, error amplifiers, p-channel pass transistors, internal-programmable voltage-dividers, and an OUT1 power-good comparator. Each error amplifier

compares the reference voltage to a feedback voltage and amplifies the difference. If the feedback voltage is lower than the reference voltage, the pass-transistor gate is pulled lower, allowing more current to pass to the outputs and increasing the output voltage. If the feedback voltage is too high, the pass-transistor gate is pulled up, allowing less current to pass to the output.

Table 1. MAX8620Y Output-Voltage Selection

SEL1	SEL2	OUT1	OUT2
IN1	IN1	3.00V	2.50V
IN1	OPEN	2.85V	2.85V
IN1	GND	3.00V	3.00V
OPEN	IN1	3.30V	2.50V
OPEN	OPEN	2.80V	2.60V
OPEN	GND	3.30V	1.80V
GND	IN1	2.85V	2.60V
GND	OPEN	2.60V	2.60V
GND	GND	1.80V	2.60V




Figure 2. Typical MAX8620Y DSP or μP Application

MIXIM




Figure 3. Linear-Regulator Functional Diagram

LDO Output-Voltage Selection (SEL1, SEL2)

As shown in Table 1, the LDO output voltages, OUT1 and OUT2, are set according to the logic states of SEL1 and SEL2. SEL1 and SEL2 are trilevel inputs: IN1, open, and GND. The input voltage, $V_{\rm IN1}$, must be a dropout voltage ($V_{\rm DO}$) greater than the selected OUT1 and OUT2 voltages.

Power-Enable Input (PWR ON)

Drive PWR_ON low to place the MAX8620Y in power-down mode and reduce supply current to 5.5µA (typ). Connect PWR_ON to IN1 = IN2 or logic-high to enable the MAX8620Y. EN2 enables and disables OUT2 when

PWR_ON is high (Table 2). OUT1, OUT2, and OUT3 are all disabled when PWR_ON is low. HF_PWR can temporarily bring the MAX8620 out of power-down mode when PWR_ON is low (see the *HF_PWR* section). In power-down, the control circuitry, internal-switching p-channel MOSFET, and the internal synchronous rectifier (n-channel MOSFET) turn off, and LX becomes high impedance. In addition, both LDOs are disabled.

OUT2 Enable (EN2)

Drive EN2 low to enable OUT2. Drive EN2 high to disable OUT2. If the MAX8620Y is placed into power-down using PWR_ON (PWR_ON = low), OUT2 does not power regardless of the status of EN2 (Table 2).

10 _______/V/X\/V

Table 2. MAX8620Y Power Modes

PWR_ON	HF_PWR*	EN2	OUT1 AND OUT3	OUT2
1	X	1	Enabled	Disabled
1	X	0	Enabled	Enabled
0	1	1	Enabled	Disabled
0	1	0	Enabled	Enabled
0	0	Х	Disabled	Disabled

^{*}A rising edge at HF_PWR initiates a 1.31s one-shot timer. The status of HF_PWR shown in Table 2 indicates whether the one-shot period has expired as follows:

Hands-Free Enable Input (HF_PWR)

A rising edge at HF_PWR generates an internal one-shot pulse that enables the MAX8620Y for 1.31s (t_{HF}). If HF_PWR remains high after t_{HF} expires, the MAX8620Y reenters shutdown. During t_{HF}, OUT3 and OUT1 are enabled so the microprocessor (μ P) can initialize and assert a logic-high at PWR_ON. OUT2 enables during t_{HF} if $\overline{\text{EN2}}$ is low. Once PWR_ON is high, the status of HF_PWR is ignored. If PWR_ON remains low after t_{HF} expires, the MAX8620Y reenters shutdown.

Power-Supply Sequencing

The step-down converter output (OUT3) always powers up first and powers down last (Figure 4). OUT1 powers approximately 70µs after OUT3, and OUT2 powers approximately 50µs after V_{OUT1} reaches 87% (typ) of its regulation voltage. When PWR_ON goes low, OUT1 turns off, then OUT2 turns off, then OUT3 turns off 50µs after PWR_ON goes low.




Figure 4. MAX8620Y Power-Supply Sequencing

^{1 =} During tHP

 $^{0 =} t_{HP}$ has expired

Reset Output (RESET)

RESET is an open-drain, active-low output that indicates the status of OUT1. RESET is typically pulled up through a 100k Ω resistor to the system logic voltage. RESET asserts at power-up. The reset timer begins once V_{OUT1} reaches 87% of regulation. RESET deasserts 60ms after V_{OUT1} rises above 87% (typ) of regulation (see the *Typical Operating Characteristics*). RESET also asserts when OUT1 is disabled.

Reference Bypass Capacitor Node (BP)

An optional 0.01 μ F bypass capacitor at BP creates a lowpass filter for LDO noise reduction. OUT1 and OUT2 exhibit 45 μ V_{RMS} of output-voltage noise with C_{BP} = 0.01 μ F and C_{OUT1} = C_{OUT2} = 4.7 μ F.

Undervoltage Lockout

 $V_{IN1} = V_{IN2}$ must exceed the 2.85V typical undervoltage-lockout threshold (V_{UVLO}) before the MAX8620Y enables OUT3 to begin power-supply sequencing (see the *Power-Supply Sequencing* section). The UVLO threshold hysteresis is typically 0.5V.

Current Limiting

The MAX8620Y 300mA LDOs limit their output current to I_{LIM} = 550mA (typ). If the LDO output current exceeds I_{LIM} , the corresponding LDO output voltage drops. The step-down converter limits I_{LIM3P} to 675mA (min).

Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the MAX8620Y. Independent thermal-protection circuits monitor the step-down converter and the linear-regulator circuits. When the MAX8620Y junction temperature exceeds T_J = +160°C, the thermal-overload protection circuit disables the corresponding circuitry, allowing the IC to cool. The thermal-overload protection circuitry enables the MAX8620Y after the junction temperature cools by 15°C, resulting in a pulsed output during continuous thermal-overload conditions. Thermal-overload protection safeguards the MAX8620Y in the

event of fault conditions. For continuous operation, do not exceed the absolute-maximum junction-temperature rating of $T_J = +150$ °C.

_Applications Information

Power-On Closed-Loop System

When the MAX8620Y is used in conjunction with a microcontroller, HF_PWR and PWR_ON can implement a short-key power-on closed-loop system (Figure 5). The MAX8620Y detects a rising edge at HF_PWR and generates an internal 1.31s (typ) one-shot pulse that begins power sequencing and temporarily enables OUT1, OUT2, and OUT3 (depending on the state of EN2). The 1.31s of power provides time for the processor to initialize and assert a logic-high at PWR_ON. Once PWR_ON is driven high, OUT3, OUT1, and OUT2 (depending on the state of EN2) remain enabled. If the microcontroller does not drive PWR_ON high during the the MAX8620Y disables OUT1, OUT2, and OUT3, and reenters shutdown.




Figure 5. Short-Key Power-On Closed-Loop System

If a long-key press is preferred, see Figure 6. PWR_ON must remain high until a microprocessor asserts a logic-high signal when using this circuit. If a system includes multiple power-on sources, use a diode OR configuration, as shown in Figure 7.




Figure 6. Long-Key Power-On Closed Loop




Figure 7. Multiple Power-On Inputs

Setting the Step-Down Output Voltage (OUT3)

Select a step-down converter output voltage between 0.6V and 3.3V by connecting a resistor voltage-divider between LX, FB, and GND (see Figure 2). The FB bias

current, IFB, is typically 10nA. Select R2 so the resistordivider bias current dominates IFB by a factor of 10. A wide range of resistor values is acceptable, but a good starting point is to choose R2 = $100k\Omega$. R1 is given by:

$$R1 = R2 \left(\frac{V_{OUT3}}{V_{FB}} - 1 \right)$$

where $V_{FB} = 0.6V$.

V_{OUT3} can be set between 0.6V and 3.3V, but the step-down converter dropout voltage and inductor voltage drop impact how close V_{OUT3} can be to V_{IN2}. Total dropout voltage is a function of the pFET on-resistance, the DCR of the inductor, and the load as follows:

$$V_{OUT3(DO)} = I_{OUT3} \times (R_{ONP} + DCR_{INDUCTOR})$$

For example, with 300mA load:

$$V_{OUT3(DO)} = 300 \text{mA} \times (0.65\Omega + 50 \text{m}\Omega) = 210 \text{mV}$$

As a result, $V_{IN1} = V_{IN2}$ must exceed the desired V_{OUT3} by 210mV to maintain regulation.

Inductor Selection

The MAX8620Y step-down converter operates with inductors between 1µH and 4.7µH. Low inductance values are physically smaller but require faster switching, which results in some efficiency loss. See the *Typical Operating Characteristics* section for efficiency and switching frequency versus inductor value plots. The inductor's DC current rating needs to be only 100mA greater than the application's maximum load current because the MAX8620Y step-down converter features zero-current overshoot during startup and load transients.

For output voltages above 2.0V, when light-load efficiency is important, the minimum recommended inductor is 2.2µH. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the $50m\Omega$ to $150m\Omega$ range (Table 3). For higher efficiency at heavy loads (above 200mA) or minimal load regulation (but some transient overshoot), the resistance should be kept below $100m\Omega$. For light-load applications up to 200mA, much higher resistance is acceptable with very little impact on performance.

Table 3. Suggested Inductors

MANUFACTURER	SERIES	INDUCTANCE (µH)	ESR (Ω)	CURRENT RATING (mA)	DIMENSIONS (mm)
	LB2012	1.0 2.2	0.15 0.23	300 240	2.0 x 1.25 x 1.25 = 3.1mm ³
	LB2016	1.0 1.5 2.2 3.3	0.09 0.11 0.13 0.20	455 350 315 280	$2.0 \times 1.6 \times 1.8$ = 5.8mm^3
	LB2518	1.0 1.5 2.2 3.3	0.06 0.07 0.09 0.11	500 400 340 270	2.5 x 1.8 x 2.0 = 9mm ³
Taiyo Yuden	LBC2518	1.0 1.5 2.2 3.3 4.7	0.08 0.11 0.13 0.16 0.20	775 660 600 500 430	$2.5 \times 1.8 \times 2.0$ = 9mm ³
	CB2012	2.2 4.7	0.23 0.40	410 300	2.0 x 1.25 x 1.25 = 3.1mm ³
	CB2016	2.2 4.7	0.13 0.25	510 340	$2.0 \times 1.6 \times 1.8$ = 5.8 mm ³
	CB2518	2.2 4.7	0.09 0.13	510 340	$2.5 \times 1.8 \times 2.0$ = 9mm ³
Murata	LQH32C_53	1.0 2.2 4.7	0.06 0.10 0.15	1000 790 650	$3.2 \times 2.5 \times 1.7$ = 14mm^3
	LQM43FN	2.2 4.7	0.10 0.17	400 300	$4.5 \times 3.2 \times 0.9$ = 13mm^3
токо	D310F	1.5 2.2 3.3	0.13 0.17 0.19	1230 1080 1010	$3.6 \times 3.6 \times 1.0$ = 13 mm ³
	D312C	1.5 2.2 2.7 3.3	0.10 0.12 0.15 0.17	1290 1140 980 900	3.6 x 3.6 x 1.2 = 16mm ³
Sumida	CDRH2D11	1.5 2.2 3.3 4.7	0.05 0.08 0.10 0.14	900 780 600 500	3.2 x 3.2 x 1.2 = 12mm ³

NIXIN

Capacitor Selection

Step-Down Converter Output Capacitor

The output capacitor, C_{OUT3} , is required to keep the output voltage ripple small and to ensure regulation loop stability. C_{OUT3} must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the unique feedback network, the output capacitance can be very low. For most applications, a $2.2\mu F$ capacitor is sufficient. For optimum load-transient performance and very low output ripple, the output capacitor value in μFs should be equal to or larger than the inductor value in μHs .

Input Capacitor

The input capacitor, C_{IN} , reduces the current peaks drawn from the battery or input power source and reduces switching noise in the IC. The impedance of C_{IN} at the switching frequency should be kept very low. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their small size, low ESR, and small temperature coefficients. Use a $10\mu F$ ceramic capacitor or equivalent amount of multiple capacitors in parallel between IN1 and GND. Connect C_{IN} as close as possible to the MAX8620Y to minimize the impact of PC board trace inductance.

Feed-Forward Capacitor

The feed-forward capacitor, CFF, sets the feedback loop response, controls the switching frequency, and is critical in obtaining the best efficiency possible. Choose a small ceramic COG (NPO) or X7R capacitor with a value given by:

$$C_{FF} = \frac{L}{R1} \times 10S$$

where R1 is the resistor between LX and FB (Figure 2). Select the closest standard value to CFF as possible.

LDO Output Capacitors

For applications that require greater than 150mA of output current, connect a 4.7µF ceramic capacitor between the LDO output and GND. For applications that require less than 150mA of output current, connect a 2.2µF ceramic capacitor between the LDO output and GND. The LDO output capacitor's (COUT) equiva-

lent series resistance (ESR) affects stability and output noise. Use output capacitors with an ESR of 0.1Ω or less to ensure stability and optimum transient response. Surface-mount ceramic capacitors have very low ESR and are commonly available in values up to $10\mu F$. Connect C_{OUT} as close as possible to the MAX8620Y to minimize the impact of PC board trace inductance.

Power Dissipation and Thermal Considerations

The MAX8620Y total power dissipation, P_D , is estimated using the following equations:

$$\begin{split} P_D &= P_{LOSS(OUT1)} + P_{LOSS(OUT2)} + P_{LOSS(OUT3)} \\ P_{LOSS(OUT1)} &= I_{(OUT1)}(V_{IN} - V_{OUT1}) \\ P_{LOSS(OUT2)} &= I_{(OUT2)}(V_{IN} - V_{OUT2}) \\ P_{LOSS(OUT3)} &= P_{IN(OUT3)} \left(1 - \frac{\eta}{100}\right) - I_{(OUT3)}^2 \\ &\times P_{INDO(INDUCTOR)} \end{split}$$

where PIN(OUT3) is the input power for OUT3, η is the step-down converter efficiency, and RDC(INDUCTOR) is the inductor's DC resistance.

The die junction temperature can be calculated as follows:

$$T_J = T_A + P_D \times \theta_{JA}$$

where $\theta_{JA} = 55^{\circ}\text{C/W}$ at $+70^{\circ}\text{C}$.

T_J should not exceed +150°C in normal operating conditions.

PC Board Layout and Routing

High switching frequencies and relatively large peak currents make the PC board layout a very important aspect of design. Good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors. Connect C_{IN} close to IN1 and GND. Connect the inductor and output capacitors (C_{OUT3}) as close to the IC as possible and keep the traces short, direct, and wide.

The traces between C_{OUT3}, C_{FF}, and FB are sensitive to inductor magnetic-field interference. Route these traces between ground planes or keep the traces away from the inductor.

Connect GND to the ground plane. The external feedback network should be very close to the FB pin, within 0.2in (5mm). Keep noisy traces, such as the LX node, as short as possible. Connect GND to the exposed paddle directly under the IC. Figure 8 and the MAX8620Y evaluation kit illustrate examples of PC board layout and routing schemes.





Figure 8. Recommended PC Board Layout

Pin Configuration




Chip Information

TRANSISTOR COUNT: 4481

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS							
SYMBOL	SYMBOL MIN. MAX.						
Α	0.70	0.80					
D	2.90	3.10					
Е	2.90	3.10					
A1	0.00	0.05					
L	0.20	0.40					
k	0.25 MIN.						
A2	0.20 REF.						

PACKAGE VARIATIONS									
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e	DOWNBONDS ALLOWED	
T633-1	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	NO	
T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	NO	
T833-1	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	NO	
T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	NO	
T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	YES	
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF	NO	
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	YES	
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	NO	

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
 2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
 3. WARPAGE SHALL NOT EXCEED 0.10 mm.
 4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
- 5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433-1 & T1433-2.
- 6. "N" IS THE TOTAL NUMBER OF LEADS.
 7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

-DRAWING NOT TO SCALE-



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2005 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products, Inc.